Efficient CNN Architecture on FPGA Using High Level Module for Healthcare Devices

نویسندگان

چکیده

Modern wearable healthcare devices require new technologies with resource efficiency in terms of high performance, low energy consumption and diagnostic accuracy. In the field artificial intelligence, convolutional neural network (CNN) has performed as an effective algorithm. Field-programmable gate arrays (FPGAs) have been extensively utilised to construct hardware accelerators for CNNs. This paper suggests using accelerator create a specific 1-D CNN classify electrogram (ExG). ExGs used here include electrocardiogram, electroencephalogram electromyography. The pipelined structure is designed register middle facilitate easy data transfer. A categorise ExG signals implemented on Xilinx Zynq xc7z045 platform outperforms FPGA peer applications same by 1.14× speed. addition, proposed operates very efficiently due use tristate buffer multiplexer substitution shift multiplier, resulting resource-efficient 161 GOP/s/W 28 GOP/s/KLUT, improvement 1.67 over previous model. Finally, performance applied operating at 442.948MHz was calculated, achieving 1.145 TFLOP/s.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fast and Energy-Efficient CNN Inference on IoT Devices

Convolutional Neural Networks (CNNs) exhibit remarkable performance in various machine learning tasks. As sensor-equipped internet of things (IoT) devices permeate into every aspect of modern life, it is increasingly important to run CNN inference, a computationally intensive application, on resource constrained devices. We present a technique for fast and energy-efficient CNN inference on mobi...

متن کامل

An Efficient LUT Design on FPGA for Memory-Based Multiplication

An efficient Lookup Table (LUT) design for memory-based multiplier is proposed.  This multiplier can be preferred in DSP computation where one of the inputs, which is filter coefficient to the multiplier, is fixed. In this design, all possible product terms of input multiplicand with the fixed coefficient are stored directly in memory. In contrast to an earlier proposition Odd Multiple Storage ...

متن کامل

Building Efficient CNN Architecture for Offline Handwritten Chinese Character Recognition

Deep convolutional networks based methods have brought great breakthrough in images classification, which provides an end-to-end solution for handwritten Chinese character recognition(HCCR) problem through learning discriminative features automatically. Nevertheless, state-of-the-art CNNs appear to incur huge computation cost, and require the storage of a large number of parameters especially i...

متن کامل

Establishing Dedicated Functions on FPGA Devices for High-Performance Cryptography

This work presents a unique design approach to implement standardized symmetric and asymmetric cryptosystems on modern FPGA devices. While most other FPGA implementations optimize cryptosystems on an algorithmic level for being optimally placed in the generic logic, our primary goal is to shift as many cryptographic operations as possible into specific hard cores that have become available on m...

متن کامل

NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs

PAOLO MELONI, Università di Cagliari, Italy ALESSANDRO CAPOTONDI, Università di Bologna, Italy GIANFRANCO DERIU, Università di Cagliari, Italy and T3LAB, Italy MICHELE BRIAN, T3LAB, Italy FRANCESCO CONTI, Università di Bologna, Italy and ETH Zurich, Switzerland DAVIDE ROSSI, Università di Bologna, Italy LUIGI RAFFO, Università di Cagliari, Italy LUCA BENINI, Università di Bologna, Italy and ETH...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Access

سال: 2022

ISSN: ['2169-3536']

DOI: https://doi.org/10.1109/access.2022.3180829